JPH0478650U - - Google Patents

Info

Publication number
JPH0478650U
JPH0478650U JP11949590U JP11949590U JPH0478650U JP H0478650 U JPH0478650 U JP H0478650U JP 11949590 U JP11949590 U JP 11949590U JP 11949590 U JP11949590 U JP 11949590U JP H0478650 U JPH0478650 U JP H0478650U
Authority
JP
Japan
Prior art keywords
allocation
stage
decode signal
memory
decoders
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP11949590U
Other languages
English (en)
Japanese (ja)
Other versions
JP2563537Y2 (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP11949590U priority Critical patent/JP2563537Y2/ja
Publication of JPH0478650U publication Critical patent/JPH0478650U/ja
Application granted granted Critical
Publication of JP2563537Y2 publication Critical patent/JP2563537Y2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

JP11949590U 1990-11-15 1990-11-15 メモリのチップセレクト回路 Expired - Lifetime JP2563537Y2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11949590U JP2563537Y2 (ja) 1990-11-15 1990-11-15 メモリのチップセレクト回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11949590U JP2563537Y2 (ja) 1990-11-15 1990-11-15 メモリのチップセレクト回路

Publications (2)

Publication Number Publication Date
JPH0478650U true JPH0478650U (en]) 1992-07-09
JP2563537Y2 JP2563537Y2 (ja) 1998-02-25

Family

ID=31867451

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11949590U Expired - Lifetime JP2563537Y2 (ja) 1990-11-15 1990-11-15 メモリのチップセレクト回路

Country Status (1)

Country Link
JP (1) JP2563537Y2 (en])

Also Published As

Publication number Publication date
JP2563537Y2 (ja) 1998-02-25

Similar Documents

Publication Publication Date Title
US5265063A (en) Semiconductor memory device having a plurality of SRAMs operable in synchronism with a clock permitting simultaneous access to multiple data
JPH0478650U (en])
JPH0612609B2 (ja) 半導体メモリ
JP2005521288A5 (en])
JPH01100240U (en])
JP2919001B2 (ja) 半導体集積回路装置
JPH0378346U (en])
JPH048153U (en])
JPS6235190B2 (en])
JPS63257852A (ja) 拡張メモリ選択方式
JPH0417044A (ja) メモリアクセス方式
JPH02125291A (ja) Ｃｇ用読出専用メモリ装置
JPS6316334U (en])
JPH05189304A (ja) 半導体記憶装置
JPS5888891A (ja) 半導体メモリ装置
JPS61220042A (ja) メモリアクセス制御方式
JP2622553B2 (ja) マイクロコンピュータ
JPS5981937A (ja) 音声文章多重放送方法
JPS62135257U (en])
JPH0320846A (ja) 半導体記憶装置
JPS6188189U (en])
JPH0528796A (ja) 半導体装置
JPS5860480A (ja) 半導体メモリ
JPS63157899U (en])
JPS59191951A (ja) 異速度信号多重変換装置